

# SPECIFICATION

Electronic Version 1.2.8

Stylesheet Version 1.0

## INTEGRATED COOLING SUBSTRATE FOR EXTREME ULTRAVIOLET RETICLE

### Background of the Invention

[0001] Field of the Invention

[0002] The present invention relates to minimizing the destructive effects of non-reflected energy during lithography and, more particularly, to including a cooling system within a mask blank.

[0003] Description of the Related Art

[0004] In semiconductor lithography, and more specifically, extreme ultraviolet lithography (hereinafter "EUVL"), the desired pattern is imaged on top of a reflective substrate through an absorber layer by a mask or reticle. The reflective layer, however, has about a 70% reflectivity. Thus, the remaining non reflected energy, about 30%, is absorbed in the reflective substrate. Accordingly, during exposure, a large amount of heat is absorbed in the reticle substrate. The non-reflected energy in the reticle results in the reticle being heated, which causes the reticle to distort. Since the reticle illumination is non-telecentric, the distortion leads to large image placement variations on the wafer.

[0005] To overcome these distortions and variations, careful control of the reticle flatness and temperature, during the lithography, is required. Traditionally, a substrate material with a very low coefficient of thermal expansion and with a low flatness value is utilized, which results in minimizing the adverse effect of the non-reflected energy. However, materials that meet these standards are difficult to manufacturer and/or expensive. For example, the proposed SEMI specifications, SEMI standard 3148, as

applied to EUVL is 5 ppb/C (for production class substrates) in combination with flatness requirements is extremely expensive to accomplish.

## Summary of the Invention

[0006] In order to attain the objects suggested above, there is provided, according to one aspect of the invention, an extreme ultraviolet (hereinafter "EUV") mask comprising a cooling layer, wherein the cooling layer minimizes the distortion effects of nonreflected energy during lithography

[0007] In another embodiment of the present invention, there is provided a EUV mask wherein the mask comprises a substrate structure as a base for a reticle, a cooling layer, which is formed on the substrate structure; and a planarizing layer deposited on the cooling layer.

[0008] In another embodiment of the present invention, there is provided an EUV mask wherein the mask is cooled by a thermoelectric module.

## Brief Description of the Drawings

[0009] The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of preferred embodiments of the invention with reference to the drawings, in which:

[0010] Figure 1 is an illustration of a side view of a mask blank with a cooling module;

[0011] Figure 2 is an illustration of a side view of a thermoelectric cooler integrated into the EUVL lithography system reticle chuck;

[0012] Figure 3 is an illustration of a thermoelectric module;

[0013] Figure 4 is an illustration of a mask blank with cooling channels;

[0014] Figure 5 is an illustration of a cooling channel pattern; and

[0015] Figure 6 is a chart of mask blank materials.

## Detailed Description of Preferred Embodiments of the Invention

[0016] In semiconductor lithography, and more specifically, extreme ultraviolet

lithography (hereinafter "EUVL"), the desired pattern is imaged on top of a reflective substrate through an absorber layer by a mask or reticle. The reflective layer, however, has about a 70% reflectivity. Thus, the remaining non reflected energy, about 30%, is absorbed in the reflective substrate. Accordingly, during exposure, a large amount of heat is absorbed in the reticle substrate. Because the illumination of the reticle is non-telecentric (i.e., not at normal to the reticle surface), the amount of non-reflected energy distorts in the reticle, which leads to large variations in image placement of the printed patterns on the wafer.

[0017] The present invention integrates a cooling element with the mask, i.e., the substrate incorporates layers for a Peltier effect (thermoelectric) cooling system, thereby reducing the effects of thermal expansion.

[0018] Specifically, the mask substrate is cooled during use in the lithography system by application of a current that cools the dissimilar layers as electrons pass from one material to another, i.e., thermoelectric cooling. In an alternative embodiment of the present invention, the thermoelectric cooling may be optimized by varying the characteristics of the material, such as, but not limited to, utilizing n and p doped materials or by using dissimilar metals.

[0019] Figure 1 illustrates a side view of a mask blank 100. The mask blank 100 comprises a mask substrate material (e.g., reticle) 110, an active cooling layer 120, a mask surface and/or planarizing layer 130, a multilayer reflector 140, and an absorber stack 150. The mask is referred to as a mask "blank" at different points of this disclosure to indicate that light absorbing, light blocking, light reflecting, etc. structures (not shown) would be formed over the inventive structure to complete the mask. The active cooling layer 120 is formed on the mask substrate material 110. The planarizing layer 130 is deposited on the cooling layers 120. The EUV multilayer reflector layer 140 is deposited on the planarizing layer 130 and the absorber stack 150 is then deposited on the planarizing layer 140. The absorber stack may comprise multiple materials as well as multiple layers. For example, absorber stack 150 may comprise an absorber layer plus a buffer.

[0020] The substrate material 110 does not necessarily need to have a low coefficient of thermal expansion, i.e., since it will be cooled. The cooling layer 120 comprises



comprise, but are not limited to, metalized materials.

[0024] The semiconductor pellets 330 are doped so that one type of charge (i.e., either positive or negative) carries the majority of current. Pairs of p-type and n-type pellets 330 are configured so that they are connected electrically in series, but thermally in parallel. The ceramic substrates 310 and 320 provide the platform for the semiconductor pellets 330 and small conductive tabs 335, that connect them. The semiconductor pellets 330, the tabs 335, and substrates 310 and 320 thus form a layered configuration. Thermoelectric modules can function singularly or in groups with either series, parallel, or series/parallel electrical connections. In an alternative embodiment, applications use stacked multi-stage modules.

[0025] When DC voltage is applied to the thermoelectric module 300, the positive and negative charge carriers in the pellet array absorb heat energy from one substrate surface and release it to the substrate at the opposite side. The surface where heat energy is absorbed becomes cold; the opposite surface where heat energy is released, becomes hot.

[0026] In an alternative embodiment of the present invention, the thermoelectric module 300 can be used to convert heat energy to electricity. When a temperature gradient is created across thermoelectric module 300, a DC voltage develops across the negative and positive terminals 340 and 350. When a load is properly connected, electrical current flows.

[0027] In an alternative embodiment of the present invention, cooling is accomplished using a channel of cooling liquid. A mask blank integrates cooling channels internal to the mask blank itself. In addition, high thermal conductivity materials such as, but not limited to, diamonds and / or silicon are utilized to maximize the heat transfer to the cooling fluid.

[0028] This embodiment of the present invention fabricates mask blanks with cooling channels by etching narrow cooling channels into the surface of the mask blank material in a pattern to allow a cooling liquid to flow through the mask blank. A top layer is bonded to the etched mask blank and the surface is then polished to the required flatness (approximately 50 nm across the critical area) and smoothness (less



